CFP last date
01 May 2024
Call for Paper
June Edition
CAE solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 01 May 2024

Submit your paper
Know more
The week's pick
Responsive image
An Improve Shannon Fano Data Compression Algorithm using Residue Number System

T.D. Lawal L.O. Olatunbosun K.A. Gbolagade
Random Articles
Reseach Article

Design and Simulation of Single-electron Tunneling based Nano-electronics Circuits

by M. M. Abutaleb
journal cover thumbnail

Communications on Applied Electronics
Foundation of Computer Science (FCS), NY, USA
Volume 7 - Number 12
Year of Publication: 2018
Authors: M. M. Abutaleb
10.5120/cae2018652741

M. M. Abutaleb . Design and Simulation of Single-electron Tunneling based Nano-electronics Circuits. Communications on Applied Electronics. 7, 12 ( Jan 2018), 20-24. DOI=10.5120/cae2018652741

@article{ 10.5120/cae2018652741,
author = { M. M. Abutaleb },
title = { Design and Simulation of Single-electron Tunneling based Nano-electronics Circuits },
journal = { Communications on Applied Electronics },
issue_date = { Jan 2018 },
volume = { 7 },
number = { 12 },
month = { Jan },
year = { 2018 },
issn = { 2394-4714 },
pages = { 20-24 },
numpages = {9},
url = { https://www.caeaccess.org/archives/volume7/number12/795-2018652741/ },
doi = { 10.5120/cae2018652741 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2023-09-04T20:01:55.493747+05:30
%A M. M. Abutaleb
%T Design and Simulation of Single-electron Tunneling based Nano-electronics Circuits
%J Communications on Applied Electronics
%@ 2394-4714
%V 7
%N 12
%P 20-24
%D 2018
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Among various nanotechnology devices, single-electron tunneling devices are the most promising candidates to substitute the present CMOS devices. In this paper, a new single-electron threshold-logic circuit module is presented for realizing and implementing Nano-electronic circuits. The proposed module can be dedicated to implement all basic logic gates, such as OR, NOR, AND, NAND, XOR and XNOR gates, that can be integrated in various manners to design digital circuits. The simulation results demonstrate the accuracy and stability of proposed circuit module. Design capability and flexibility of this module are further evaluated through the synthesis of high-level circuits.

References
  1. J.A. Hutchby, G.I. Bourianoff, V. V. Zhirnov, and J. E. Brewer, “Extending the road beyond CMOS,” IEEE Circuits Devices Mag., vol. 18, pp. 28–41, 2002.
  2. J. D. Plummer and P. B. Griffin, “Material and process limits in silicon VLSI technology,” Proc. IEEE, vol. 89, no. 3, pp. 240–258, 2001.
  3. D.J. Frank and Y. Taur, “Design considerations for CMOS near the limits of scaling,” Solid–State Electron., vol. 46, pp. 315–320, 2002.
  4. K.K. Likharev, “Single-electron devices and their applications,” Proc. IEEE, vol. 87, issue 4, pp. 606 -632, 1999.
  5. R. Martel, V. Derycke, J. Appenzeller et al., “Carbon nanotube field effect transistors and logic circuits,” ACM SIGDA DAC, 2002.
  6. O.A. Mukhanov, “Rapid single flux quantum (RSFQ) shift register family,” IEEE Trans. on Applied Superconductivity, vol. 3, issue 1, pp. 2578 – 2581, 1993.
  7. A.C. Seabaugh et al., “Pseudomorphic bipolar quantum resonant tunneling transistor,” IEEE Trans. Electron Devices, vol. 36, no. 10, pp. 2328–2334, 1989.
  8. S. Tarucha, “Shell filling and spin effects in a few electron quantum dot,” Phys. Rev. Lett., vol. 77, pp. 3613–3616, 1996.
  9. C. Lageweg et al., “Single-electron encoded latches and flip-flops,” IEEE Trans. Nanotechnol., vol. 3, no. 2, 2004.
  10. X.Ou and N. Wu, “Analog-digital and digital-analog converters using single-electron and MOS transistors,” IEEE Trans. on Nanotechnology, vol. 4, no. 6, pp 722-729, 2005.
  11. G. Wu, L. Cai, Q. Kang, S. Wang and Q. Li, “A 8-bit parity code generator based on multigate single electron transistor,” IEEE NEMS, pp. 183-186, 2008.
  12. Y. C. Chen et al., “Verification of reconfigurable binary decision diagram-based single-electron transistor arrays,” IEEE TCAD, pp. 1473-1483, 2013.
  13. J.R. Chaudhari and D.K. Gautam, “Simulation and analysis of hybrid ultra dense memory cell by using single electron transistor,” IEEE ICESC, pp. 326 – 330, 2014.
  14. Y. Mizugaki, “Blocking charge oscillation in a series array of two tiny tunnel junctions with Resistive Ground path from its island electrode,” IEEE Trans. Nanotechnology, vol. 11, no. 1, pp. 194-199, 2012.
  15. M. Avedillo, J. Quintana, A. Rueda, and E. Jimenez, “Low-power CMOS threshold-logic gate,” Electric Letters, vol. 31, pp. 2157-2159, 1995.
  16. S. Cotofana, S. Vassiliadis, “Periodic symmetric functions, serial addition and multiplication with neural networks,” IEEE Trans. on Neural Networks, vol. 9, no. 6, pp. 1118-1128, 1998.
  17. J. Fernandez Ramos, J. A. Hidalgo Lopez, M. J. Martin, J. C. Tejero, A. Gago, “A threshold logic gate based on clocked coupled inverters,” International Journal of Electronics, vol. 84, no. 4, pp. 371-382, 1998.
  18. M. M. Abutaleb, “Design and simulation of novel TLG-SET based configurable logic cells,” Microelectron. J., vol. 43, issue 8, pp. 537-545, 2012.
  19. A. Ghosh, A. Jain and S. K. Sarkar, ”Design and simulation of single electron threshold logic gate based programmable logic array,” Procedia Technology, vol. 10, pp. 866–874, 2013.
  20. M. M. Abutaleb, “Design and simulation of novel TLG–SET based RAM cell designs,” Microelectron. J., vol. 44, issue 6, pp. 504-510, 2013.
  21. A. Ghosh, A. Jain, N. B.Singh and S. K. Sarkar, “Reliability aspects and performance analysis of single electron threshold logic based programmable logic array”, Journal of Computational and Theoritical Nanoscience, vol. 12, no. 9, pp. 2405- 2414, 2015.
  22. R. Landauer, “Irreversibility and heat generation in the computational process,” IBM J. of Research and Development, vol. 5, pp.183-191, 1961.
  23. C.H. Bennett, “Logical reversibility of computation,” IBM J. of Research and Development, pp.525-532, 1973.
  24. C.J. Gorter, “A possible explanation of the increase of the electrical resistance of thin metal films at low temperatures and small field strengths,” Physica, vol. 17, no. 8, pp. 777-780, 1951.
  25. S. Cotofana, C. Lageweg, and S. Vassilidis, “Addition Related Arithmetic Operations via Controlled Transport of Charge,” IEEE Trans. On Computers, vol. 54, pp. 243-256, 2005.
  26. I. Karafyllidis, “Determination of lowest energy state in single-electron circuits,” Electron. Lett., vol. 34, pp. 2401–2403, 1998.
  27. I. Karafyllidis, “A simulator for single-electron devices and circuits based on simulated annealing,” Superlattice. Microstruct., vol. 25, pp. 567–572, 1999.
  28. C. Wasshuber, H. Kosina, and S. Selberherr, “SIMON—a simulator for single-electron tunnel devices and circuits,” IEEE Trans. Computer-Aided Design Integrated Circuits Syst., vol. 16, pp. 937–944, 1997.
  29. G. Zardalidis and I. Karafyllidis, “Design and simulation of a nanoelectronic single electron 2–4 decoder using a novel simulator,” Microelectron. J., vol. 38, pp. 381–387, 2007.
  30. G. Zardalidis and I. Karafyllidis, “SECS: A New Single-Electron-Circuit Simulator,” IEEE Transactions on Circuits and Systems – I, vol. 55, pp. 2774-2784, 2008.
  31. C. Chen and Y. Mao, “A statistical model for single-electron threshold logic,” IEEE trans. Electron Devices, vol. 55, no. 6, pp. 1547-1553, 2008.
Index Terms

Computer Science
Information Sciences

Keywords

Nanoelectronics SET technology Threshold logic Circuit module.

Powered by PhDFocusTM